Table of Contents
Pages
Guide
List of Illustrations
- Chapter 2: Multicore-Based EWSNsAn Example of Parallel and Distributed Embedded Systems
- Chapter 4: Modeling and Analysis of Fault Detection and Fault Tolerance in Embedded Wireless Sensor Networks
- Chapter 5: A Queueing Theoretic Approach for Performance Evaluation of Low-Power Multicore-Based Parallel Embedded Systems
- Chapter 6: Optimization Approaches in Distributed Embedded Wireless Sensor Networks
- Chapter 7: High-Performance Energy-Efficient Multicore-Based Parallel Embedded Computing
- Chapter 8: An MDP-Based Dynamic Optimization Methodology for Embedded Wireless Sensor Networks
- Chapter 9: Online Algorithms for Dynamic Optimization of Embedded Wireless Sensor Networks
- Chapter 10: A Lightweight Dynamic Optimization Methodology for Embedded Wireless Sensor Networks
- Chapter 11: Parallelized Benchmark-Driven Performance Evaluation of Symmetric Multiprocessors and Tiled Multicore Architectures for Parallel Embedded Systems
- Chapter 12: High-Performance Optimizations on Tiled Manycore Embedded Systems: A Matrix Multiplication Case Study
List of Tables
- Chapter 3: An Application Metrics Estimation Model for Embedded Wireless Sensor Networks
- Chapter 4: Modeling and Analysis of Fault Detection and Fault Tolerance in Embedded Wireless Sensor Networks
- Chapter 5: A Queueing Theoretic Approach for Performance Evaluation of Low-Power Multicore-Based Parallel Embedded Systems
- Chapter 6: Optimization Approaches in Distributed Embedded Wireless Sensor Networks
- Chapter 7: High-Performance Energy-Efficient Multicore-Based Parallel Embedded Computing
- Chapter 8: An MDP-Based Dynamic Optimization Methodology for Embedded Wireless Sensor Networks
- Chapter 9: Online Algorithms for Dynamic Optimization of Embedded Wireless Sensor Networks
- Chapter 10: A Lightweight Dynamic Optimization Methodology for Embedded Wireless Sensor Networks
- Chapter 11: Parallelized Benchmark-Driven Performance Evaluation of Symmetric Multiprocessors and Tiled Multicore Architectures for Parallel Embedded Systems
- Chapter 12: High-Performance Optimizations on Tiled Manycore Embedded Systems: A Matrix Multiplication Case Study
Modeling and Optimization of Parallel and Distributed Embedded Systems
Arslan Munir
University of Nevada, Reno, USA
Ann Gordon-Ross
University of Florida, Gainesville, USA
Sanjay Ranka
University of Florida, Gainesville, USA
This edition first published 2016
2016 John Wiley & Sons Ltd
Registered office
John Wiley & Sons Ltd, The Atrium, Southern Gate, Chichester, West Sussex, PO19 8SQ, United Kingdom
For details of our global editorial offices, for customer services and for information about how to apply for permission to reuse the copyright material in this book please see our website at www.wiley.com.
The right of the author to be identified as the author of this work has been asserted in accordance with the Copyright, Designs and Patents Act 1988.
All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording or otherwise, except as permitted by the UK Copyright, Designs and Patents Act 1988, without the prior permission of the publisher.
Wiley also publishes its books in a variety of electronic formats. Some content that appears in print may not be available in electronic books.
Designations used by companies to distinguish their products are often claimed as trademarks. All brand names and product names used in this book are trade names, service marks, trademarks or registered trademarks of their respective owners. The publisher is not associated with any product or vendor mentioned in this book.
Limit of Liability/Disclaimer of Warranty: While the publisher and author have used their best efforts in preparing this book, they make no representations or warranties with respect to the accuracy or completeness of the contents of this book and specifically disclaim any implied warranties of merchantability or fitness for a particular purpose. It is sold on the understanding that the publisher is not engaged in rendering professional services and neither the publisher nor the author shall be liable for damages arising herefrom. If professional advice or other expert assistance is required, the services of a competent professional should be sought
Library of Congress Cataloging-in-Publication Data applied for.
ISBN: 9781119086413
A catalogue record for this book is available from the British Library.
Cover Image: PaulPaladin, Plus69/Getty
To our families
Preface
Advancements in silicon technology, micro-electro-mechanical systems (MEMS), wireless communications, computer networking, and digital electronics have led to the proliferation of embedded systems in a plethora of application domains (e.g., industrial and home automation, automotive, space, medical, and defense). To meet the diverse application requirements of these application domains, novel trends have emerged in embedded systems. One such trend is networking single-unit embedded systems to form a multiple-unit embedded system, also referred to as a distributed embedded system. Given the collective computing capabilities of the single-unit embedded systems, the distributed embedded system enables more sophisticated applications of greater value as compared to an isolated single-unit embedded system. An emerging trend is to connect these distributed embedded systems via a wireless network instead of a bulky, wired networking infrastructure. Another emerging trend in embedded systems is to leverage multicore/manycore architectures to meet the continuously increasing performance demands of many application domains (e.g., medical imaging, mobile signal processing). Both single-unit and distributed embedded systems can leverage multicore architectures for attaining high performance and energy efficiency. Since processing is done in parallel with multicore-based embedded systems, these systems are being termed as parallel embedded systems. The burgeoning of multicore architectures in embedded systems induces parallel computing into the embedded domain, which was previously used predominantly in the supercomputing domain only. In some applications, parallel embedded systems are networked together to form parallel and distributed embedded systems. For both parallel and distributed embedded systems, modeling and optimization at various design levels (e.g., verification, simulation, analysis) are of paramount significance. Considering the short time-to-market for many embedded systems, often embedded system designers resort to modeling approaches for the evaluation of design alternatives in terms of performance, power, reliability, and/or scalability.
About This Book
Embedded computers have advanced well beyond the early days of 8-bit microcontrollers. Contemporary embedded computers are organized into multiprocessors that execute millions of lines of code in real time and at very low power levels. This book targets parallel and distributed embedded systems, which have been enabled by technological advances in silicon technology, MEMS, wireless communications, computer networking, and digital electronics. These parallel and distributed embedded systems have applications in various domains, such as military and defense, medical, automotive, and unmanned autonomous vehicles.